

1  
2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24

**Remarks**

The present amendment is responsive to the office  
action mailed Jan 16, 2008.

**Drawings:** With regard to the drawing objections,  
applicant has amended the drawings as follows:

Reference "204" has been amended on Figure 3A to "202"  
High Speed Bus, thereby matching the labeling of figure 3B  
and the amended paragraph starting on page 8 line 23 of the  
specification.

Reference 126 is correct on drawing figure 2, but was  
incorrectly referenced as 126 in the specification page 8  
line 1, which is amended to "128" in the amended paragraph  
which starts on page 6 line 18.

References "200" and "202" of figures 3a and 3b  
indicate the contents of low speed bus 123 and high speed  
bus 119, respectively shown in figure 2. The paragraph  
starting on page 8 line 23 is amended to include these  
references.

References to "high speed data bus" and "low speed  
data bus" are amended to "high speed bus" and "low speed  
bus" respectively on the paragraph starting on page 6 line  
18.

Figure 2 is amended to change "Pwr\_up" to --power-on-- with reference numeral 131 to match the specification.

Figure 5 adds "Y" to decisions 504, 516, 518, and "N" to decisions 516 and 518 to match the specification.

With the drawing changes and specification amendments,  
no new matter is entered into the specification.

Specification:

With regard to the objection of the specification for "low speed data bus 123", applicant has amended the paragraph starting on page 6 line 18 to recite --low speed bus 123--

With regard to the objection of the specification for "high speed data bus 119", applicant has amended the paragraph starting on page 6 line 18 to recite --high speed bus 119--

With regard to the objection for "wireless host 126" on page 8 line 1, applicant has amended this paragraph to show "wireless host 128".

1           With regard to the objection of claim 1 "said ROM  
2 data", applicant has amended this claim to remove a  
3 reference to "said ROM data", referencing "said boot image"  
4 which is stored in the ROM.

5  
6           With regard to the 35 USC 103(a) rejection of claim 1,  
7 over Lachance 7,017,038, Olson 6,324,598, and Chang  
8 2003/0126242, applicant notes that the system of LaChance  
9 initializes from a "bootstrap memory used to store a  
10 bootstrap program" (col 1 lines 58-60), whereas the system  
11 of claim 1 initializes from three values - a SRC value, a  
12 DST value, and a LENGTH value. These three values and a  
13 boot image are copied into memory, after which the CPU  
14 begins executing. In the system of LaChance, the CPU  
15 begins execution immediately on the bootstrap program (col  
16 1 lines 63-67). This is not possible in the present  
17 invention, as the CPU executes a program stored in memory  
18 which program is not present until the three values are  
19 loaded into the DMA controller, which moves an image from  
20 ROM to memory. Olson describes a DMA controller which acts  
21 to offload data movement tasks of a microprocessor (col 1  
22 lines 17-21) which is already executing instructions.  
23 Olson does not teach the use of a DMA controller for  
24 movement of the instructions such as a boot image which a

1 CPU requires, as the CPU cannot execute from un-initialized  
2 memory before the boot image is moved into this memory.  
3 The initialization of the DMA controller of claim 1 occurs  
4 before the CPU has a program loaded to execute. Therefore,  
5 the DMA controller of claim 1 is initialized by the ROM  
6 controller, function which is not present in Olson, since  
7 the DMA controller of Olson is initialized by the CPU,  
8 which is already running (col 1 lines 48-50). The  
9 structure and function of claim 1 prohibits the  
10 initialization of the DMA controller by the CPU, which is  
11 inactive during this DMA controller initialization. The  
12 wireless receiver of Chang discloses a protocol similar to  
13 BootP as described in applicant's prior art, but does not  
14 describe the initialization of the DMA controller using a  
15 ROM controller which initializes memory by instructing the  
16 DMA controller to move an executable image into a memory  
17 based on a SRC, DST, and LENGTH value moved from a ROM into  
18 a DMA controller by a ROM controller. Therefore, Lachance,  
19 Olson, and Chang cannot be combined to anticipate amended  
20 claim 1, as the ROM controller of claim 1 which initializes  
21 the DMA controller is absent in these references, and  
22 neither the ROM of LaChance or Olson, nor the system  
23 described in Chang, is capable of operating in the manner  
24 indicated in claim 1, as these references require a CPU

1 running and memory initialized with an executable program  
2 to perform the operations described in claim 1. Applicant  
3 additionally notes that the ROM of claim 1 is not coupled  
4 to the CPU as in LaChance and Olson.

5

6 With regard to the 35 USC 103(a) rejection of claim 3,  
7 5, 6, 7, applicant notes that these are proper dependant  
8 claims which rely on allowable independent claim 1.

9

10 With regard to the 35 USC 103(a) rejection of claim 10  
11 over LaChance, Olson, and Chang, applicant notes that  
12 LaChance describes a system where a CPU first executes  
13 bootstrap instructions from a ROM (col 1 lines 58-61),  
14 whereas claim 10 recites a system where the CPU first  
15 starts executing instructions in a memory which has been  
16 initialized by contents moved from a ROM by a ROM  
17 controller in combination with a DMA controller during an  
18 interval when the CPU is in an inactive state. The DMA  
19 controller of Olson is similarly initialized by the CPU  
20 (col 1 lines 48-50). Applicant notes that neither the  
21 initialization of the DMA controller by the ROM controller  
22 while the CPU is inactive in claim 10 first step, nor the  
23 movement of a boot image from the ROM to the memory while  
24 the CPU is inactive in claim 10 second step are found in

1 any combination of LaChance, Olson, or Chang, as these  
2 systems actively use the CPU for operations described in  
3 the third step and fourth step of claim 10.

4

5 With regard to the 35 USC 103(a) rejection of claim  
6 12, applicant has amended this claim, notes that this  
7 proper dependant claim relies on allowable claim 10.

8

9 With regard to the 35 USC 103(a) rejection of claim 2,  
10 4, 11 over LaChance, Olson, Chang, and Bashford 6,529,989,  
11 applicant notes the claims 2, 4, and 11 are proper  
12 dependant claims which rely on allowable claims 1 and 10.

13

14 With regard to the 35 USC 103(a) rejection of claims  
15 8-9, 13-17, and 19 over LaChance, Olson, Chang, and  
16 Wiedeman 6,985,454, applicant notes that the system of  
17 Wiedman uses TCP/IP packets (col 9 lines 46-48), also known  
18 as a layer 3 protocol which includes retransmission, which  
19 provides for automatic retransmission of specific lost  
20 packets through the use of a mechanism using a range of  
21 sequence numbers. As is known in the art, the  
22 retransmission mechanism for individual lost packets  
23 requires a complicated tracking of packets sent and  
24 received using "windows", or ranges of TCP sequence

1 numbers. Claims 8, 9, 13-15, 17, 18, and 19 recite a  
2 system which does not retransmit individual packets - each  
3 packet is instead sent a plurality of times in the hope  
4 that at least one packet from each set of identical  
5 duplicates will be correctly received, whereas Wiedeman  
6 describes a system where each packet is sent once, unless a  
7 retransmission is requested, in which case only the missing  
8 packet is retransmitted. Applicant notes that this  
9 retransmissions also changes the sequence numbers of future  
10 packets sent by Wiedeman, in contrast with applicant's  
11 system sends the packets a fixed number of times, each  
12 duplicate packet having the identical sequence number as  
13 the original. Applicant's system of transmission of  
14 original and duplicate packets, each original and duplicate  
15 sent with identical sequence numbers and without regard to  
16 the correct or incorrect reception, and ignoring of  
17 identical sequence numbers on receipt is therefore  
18 distinguishable from Wiedman's TCP/IP system.  
19 Additionally, applicant's dependent claims 8-9, 13-15, and  
20 17-19 are proper dependant claims which rely on allowable  
21 amended claims 1 and 10.

22  
23 With regard to the 35 USC 103(a) rejection of claim 18  
24 over LaChance, Olson, Chang and Schuster 6,170,075,

1 applicant notes that proper dependant claim 18 relies on  
2 allowable independent claim 10.

3

4



1

2       Please direct all correspondence to the attorney of  
3 record:

4       Jay Chesavage (Customer Number 24346)

5       3833 Middlefield Rd

6       Palo Alto, Ca. 94303

7       650-619-5270 (cell phone)


8

9       With this amendment, the present application is in  
10 condition for first office action.

11

12

13                   Respectfully Submitted,

A handwritten signature in black ink, appearing to read 'Jay Chesavage', is centered on the page. The signature is fluid and cursive, with the first name 'Jay' and last name 'Chesavage' clearly distinguishable.

14

15                   Jay Chesavage

16                   Registration No. 39,137